Please enable javascript in your browser.
Page
of
0
An efficient VLSI architecture of QPP interleaver/deinterleaver for LTE turbo coding
Ardakani, A
Cataloging brief
An efficient VLSI architecture of QPP interleaver/deinterleaver for LTE turbo coding
Author :
Ardakani, A
Publisher :
Pub. Year :
2013
Subjects :
Add-compare-select Efficient architecture Hardware interleaver Parallel decoding ...
Call Number :
Find in content
sort by
page number
page score
Bookmark